

# IEEE Components, Packaging and Manufacturing Technology Society Orange County Chapter

Friday, July 19, 2013 Tutorial

## SIGNAL INTEGRITY FUNDAMENTALS ONE DAY SHORT COURSE

### Instructors

**Stephen Hall and Howard Heck**

Intel Corporation

### PLATINUM SPONSOR



### OVERVIEW:

This one-day short course provides practicing design engineers an in-depth introduction into the fundamentals of signal integrity. It covers the practical and theoretical aspects necessary to design modern high-speed digital systems at the chip, package, and board levels. Attendees will learn from Stephen Hall and Howard Heck, two leading experts from Intel Corporation.

### WHO SHOULD ATTEND:

Engineers and engineering managers who need a detailed introduction to signal integrity, layout engineers who support high-speed design, and serial I/O buffer circuit designers.

### TOPICS:

- High Frequency SI Challenges
- Transmission lines
- Skin effect, dielectric loss, and surface roughness
- Single-ended and differential signaling
- Cross-talk
- Eye diagram analysis
- High-speed serial interconnections
- Equalization and de-emphasis
- Jitter
- Simultaneous Switching Output noise (SSO)
- Power distribution

### ABOUT THE INSTRUCTORS

**Stephen Hall**, began his career in 1992 in the Special Purpose Processor Division of the Mayo Foundation developing multi-gigabit modeling for X-band digital radar and serial optical links. In 1996, he joined Intel, as lead designer for buses on Pentium® II, III and IV, coordinated research with universities, led research teams in high-speed modeling and taught Signal Integrity courses. He published the textbook "High-Speed Digital System Design" in 2000 and co-authored "Advanced Signal Integrity for High-Speed Digital Designs" in 2009 with John Wiley & Sons. From 2003 to 2007, he researched new modeling and measurement for channel speeds up to 30 Gb/s and is currently investigating signal integrity associated with high performance small form factor computing devices. Stephen holds 25 patents (issued and pending) and has authored/co-authored 26 journal and conference papers.

**Howard Heck**: Since joining Intel in 1995, Howard held R&D engineering and management positions for system electrical technologies (interconnect, power, EMI). He led development for Pentium® II 100 MHz Host Bus, earning an Intel Achievement Award, and managed teams that defined and delivered technology for Direct RDRAM™, DDR II, Pentium® 4 Host Bus, and Accelerated Graphics Port (AGP) interfaces. Prior to DEG, he led Advanced Signaling Technologies in Intel's Systems Technology Lab, focusing on modeling, simulation, measurement, and technology for 10+ Gb/s signaling. He currently leads specifications and interconnect solutions for USB 3.0 technology. Howard earned the B.S.Ch.E. degree from Northwestern University in 1985, and the M.S.E.E. degree from the National Technological University in 1994. From 1985-1995 he was employed by IBM's PCB manufacturing and high performance packaging lab, where he led electrical development of HyperBGA™ packaging technology. Since 1997, Howard has served as Adjunct Professor at Oregon Graduate Institute, where he teaches High Speed Digital Interconnect Design. He has presented papers at several industry conferences, holds ten patents with twelve pending and is a Senior Member of the IEEE.

---

Date and time: **Friday, July 19<sup>th</sup>, 2013 8:00am – 5:00pm**

Location: **Calit2 Building, University of California – Irvine (Please see map on the next page)**

Registration Fee: **IEEE members - \$30; Non-members of IEEE - \$40; Students - \$30** **Note: Registration is Now Closed – Sold Out!**  
(Prices will increase by \$10 for non-student registrations on July 1, 2013)

Register online at <http://www.eventbrite.com/event/5563921840#>.

For questions on Registrations, please contact Raj Peddi at [Raj.Peddi@us.henkel.com](mailto:Raj.Peddi@us.henkel.com).

---

# IEEE Components, Packaging and Manufacturing Technology Society Orange County Chapter


Friday, July 19, 2013 Tutorial

## SIGNAL INTEGRITY FUNDAMENTALS ONE DAY SHORT COURSE

### AGENDA

Time	Topic
07:45 - 08:15	Registration
08:15 - 08:30	Introductory remarks: Dr. Lawrence Williams, ANSYS "The Future of Signal Integrity"
08:30 - 10:00	<b>Transmission Line Fundamentals (S. Hall)</b> 1. Propagating signals on high-speed buses 2. Calculating the equivalent circuit from the cross section 3. Crosstalk
10:00 - 10:15	Coffee Break (15 min)
10:15 - 11:45	<b>Transmission Line Fundamentals (S. Hall)</b> 4. Properties of a physical transmission line 5. Mathematical requirements for a physical model
11:45 - 12:45	LUNCH (1hour)
12:45 - 02:45	<b>Differential Signaling &amp; Modal Signaling Concepts (H. Heck)</b> 1. Modal Propagation, Differential, Differential & Common Modes 2. Common Mode Noise & Rejection in Diff Rx 3. Impact of Signal Symmetry 4. Multi-modal Signaling
2:45 - 3:00	Coffee Break (15 min)
3:00 - 4:00	<b>Peak Distortion Analysis (H. Heck)</b> 1. Linear Time Invariant Systems & Superposition 2. Peak Distortion Analysis for Intersymbol Interference (ISI) 3. Peak Distortion Analysis for Crosstalk
4:00 - 5:00	<b>Equalization (H. Heck)</b> 1. Losses on Interconnects 2. Continuous Time and Discrete Time Linear Equalizers 3. Decision Feedback and Adaptive Equalizers
5:00 - 5:10	Closing Remarks

### LOCATION & PARKING INSTRUCTIONS



The University parking fee is waived. Parking will be available in the Advanced Parking Structure (APS) off East Peltason Drive.

For more information please call any of the following officers of [the IEEE CPMT OC Chapter](#):

Follow us on [LinkedIn](#).

Raj Peddi (714) 368-2208

Larry Williams (714) 417-9311 x449

Tom Gregorich (949) 926-3939