IEEE Phoenix Section

Including Northern Arizona

IEEE

Archive for the ‘Announcements’ Category

IEEE Electronics Packaging Society (EPS) – Phoenix Chapter

Monday, October 9th, 2017

IEEE Electronics Packaging Society (EPS) – Phoenix Chapter

Formerly Known as Components, Packaging and Manufacturing Technology (CPMT) Society

Remember this meeting is on Monday, October 16, 2017, 5:30 PM

System in Package (SiP) Packaging Technology Trends

Vinayak Pandey

VP, Product & Technology Marketing

JCET-Stats ChipPAC Inc.

Tempe, AZ USA

vinayak.pandey@statschippac.com

ABSTRACT

System-in-package (SiP) technology has been evolving through utilization of various package technology building blocks to serve the market needs with respect to miniaturization, higher integration, and smaller form factor, with the added benefits of lower cost and faster time to market as compared to silicon (Si) level integration, which is commonly called SoC or system-on-chip. As such, SiP incorporates flip-chip (FC), wire bond (WB), and wafer-level packaging (WLP) as its technology building blocks, and serves various end applications in all markets. Several key technologies are available as viable alternatives to the traditional SiP using a laminate type of solutions. Advanced embedded Wafer Level Ball Grid Array (eWLB) technology provides a versatile platform for the semiconductor industry’s technology evolution from single or multi-die 2D package designs to 2.5D interposers and 3D System-in-Package (SiP) configurations. Molded Interconnect Substrate (MIS) is another technology that can enable integration while managing lower costs. This presentation will review the packaging technology advancements in SiP as well as new packaging technologies for SiP.

 BIOGRAPHY

Vinayak Pandey, VP

Product & Technology Marketing

JCET-Stats ChipPAC Inc.

Vinayak Pandey is the Vice President of Product & Technology Marketing at STATS ChipPAC where he is responsible for driving advanced packaging and SiP marketing and business development in the US region. Vinayak has more than 10 years of experience in business development, marketing and product line management to support customers in a wide range of semiconductor markets. Prior to STATS ChipPAC, Vinayak worked several years at Intel Corporation in microprocessor packaging. He has an MBA from Arizona State University and a Master of Science degree in Engineering Mechanics from Virginia Tech.

Date:          Monday, October 16, 2017, 5:30 PM

Location:  Meeting Room B

                  Tempe Public Library

                  3500 S. Rural Road, Tempe, AZ 85282

                  (S-W corner of Rural & Southern Ave.)

https://www.google.com/maps/dir/”/tempe+library/

Agenda:   5:30–6:00 PM: Networking & Refreshments,

                      6:00–7:00 PM: Presentation,

7:00 – 7:30 PM Questions & Answers

(Snacks and Soda will be provided by the IEEE Phoenix Section, EP Society Chapter) IEEE members and non-members are all welcome to attend. The presentation promptly starts at 6:00 PM.

 

For more information, please contact any of the following EPS  officers:

Vasu Atluri – (480) 227-8411     David Dougherty – (480) 413-6923       Vivek Gupta – (480) 734-0266

Bharat Penmecha – (480) 552-2511        Marc Licciardi  (650) 996-0478               Rao Bonda – (480) 786-7749

Mahesh Shah – (480) 544-9438

PLEASE NOTE : MEETING LOCATION IS TEMPE PUBLIC LIBRARY

Poster Session for SusTech 2017, Nov. 12, 2017

Thursday, September 21st, 2017

SusTech 2017 Student Poster Contest – Abstract Submission Dead line extended to Sept. 28, 2017

 

1st Price – $750

2nd Price – $500

3rd Price – $250

For more information, abstract upload, and registration, please visit

http://sites.ieee.org/sustech/ or see attached flyer or

Please contact: Poster Contest Chairs:

Dr. PhaniVallabhajosyulaphani.c.v@ieee.org; +1-512-797-835

Student Poster Contest

Student Poster Contest

 

IEEE Electronics Packaging Society (EPS) – Phoenix Chapter, Sept. 27, 2017

Friday, September 15th, 2017

IEEE Electronics Packaging Society (EPS) – Phoenix Chapter

Formerly Known as Components, Packaging and Manufacturing Technology (CPMT) Society

Wednesday, September 27, 2017: 5:30 PM

PLEASE NOTE CHANGE OF LOCATION TO TEMPE PUBLIC LIBRARY

Advancements in High Density Fan-out and Heterogeneous Integration

by Curtis Zwenger, VP, Advance Package & Technology Integration, Amkor Technology, Inc.

Curtis.Zwenger@amkor.com

ABSTRACT

An advanced high-density fan-out structure called Silicon Wafer Integrated Fan-out Technology (SWIFT®) incorporates conventional WLFO processes with leading-edge thin film patterning techniques to bridge the gap between TSV and traditional WLFO packages. The SWIFT methodology is designed to provide increased I/O and circuit density within a reduced footprint and profile for single and multi-die applications.  The unique characteristics of the SWIFT process enable the creation of innovative structures that address the need for IC integration in emerging mobile and networking applications.  This presentation will review the development of the SWIFT technology and its extension into high performance 2D and 3D structures.  In addition, the advantages of SWIFT designs will be reviewed in comparison to current competing packaging technologies and to illustrate how the SWIFT is poised to provide robust, reliable, and low-cost packaging solutions for advanced mobile and networking products.

SWIFT is a registered trademark of Amkor Technology, Inc.

BIOGRAPHY

Curtis Zwenger, VP Adv. Package & Technology Integration    Amkor Technology

Curtis joined Amkor in 1999 and has held leadership roles in developing Amkor’s Fine Pitch Copper Pillar, Through Mold Via, and MEMS packaging technologies. He is currently responsible for the development and commercialization of Amkor’s Advanced Wafer Level Fan-Out package technologies, including WLFO and SWIFT®.  Prior to joining Amkor, Curtis worked for Motorola. He holds a degree in mechanical engineering from Colorado State University and an MBA from the University of Phoenix.

 

IEEE Electronics Packaging Society (EPS) – Phoenix Chapter, Sept. 20, 2017

Friday, September 15th, 2017

 

IEEE Electronics Packaging Society (EPS) – Phoenix Chapter,

(Formerly Known as CPMT Society)

Wednesday, September 20, 2017: 5:30 PM

At TEMPE PUBLIC LIBRARY

Innovation Roadmapping: Proven process to deliver Innovation to market

Yani Deros, President & Co-founder

ATOM Innovation + Product Development

yderos@atom-inc.co

www.atom-inc.co

ABSTRACT

Delivering the right innovation to any market is no small task in today’s fast paced and connected world. Expectations are high and everyone has a voice and opinion that can be the difference between a product success or failure. Find out how ATOM, a full-service product innovation firm based in Scottsdale, transforms the unique challenges each seed idea/concept through a comprehensive development methodology utilizing their proven Roadmapping process. Understand the formula and critical dynamics of validating the real problems needing to be solved. Tap into the “Voice of the Consumer/Customer” harvesting key insights to establish the product requirements and specifications to define the product development plan. Embrace iterative prototyping (hardware/electronics/UI) and user testing to optimize the user experience as an insurance policy often overlooked to mitigate unnecessary production delays, re-tooling, overruns and failures that adversely derail corporate objectives. Ultimately realize how the encompassing orchestration of shaping technology, electronics, product design and usability is skillfully applied to a Design for Manufacturing solution that can deliver on the expectations – market launch and bottom line revenue!

BIOGRAPHY

Yani Deros is an Innovation leader and visionary with 26+ years of experience developing advanced product and technology solutions for start-ups to global corporations. Yani has built ATOM into an internationally recognized and acclaimed product innovation firm specializing in the commercialization of emerging technologies and markets with a majority of their programs including electronics integration.

He has been the nucleus of many extraordinary development programs for some of the largest brands in the world providing creative leadership and a sound development philosophy that has delivered first-to-market and disruptive solutions across a wide range of industries.

ATOM has become one of the most proficient innovation firms in the country having developed over 280+ products and technology solutions in the last 14+ years that have resulted in almost $3B in durable goods orders over that timeframe.

Additionally, Yani has played an instrumental role in helping companies raise over $125 million in venture capital related to his technical and development contributions. His creativity has been honored by many of the most prestigious international product awards in addition to the 65+ U.S. and International patents received to date.

IEEE CPMT Society Phoenix Chapter Monthly Meeting, May 10, 2017, 5:30 PM

Sunday, April 30th, 2017

Challenges and Approaches to Inductively Powering Integrated Passive Single-Chip RFID/Sensor Systems

Prof. L. Richard Carley, LRC@cmu.edu

Electrical & Computer Engineering Department

Carnegie Mellon University

Pittsburg, PA, USA

IEEE_PHXSect_CPMTSociety_051017

ABSTRACT

The design of fully integrated RFID/Sensor Systems, ones in which the antenna, the RFID circuitry, and the sensor circuitry are all fabricated on the same integrated circuit substrate, is challenging because the small size of the antenna and its proximity to a resistive ground plane (the integrated circuit substrate) both decrease the RF energy that can be harvested to operate the passive sensor system.  This presentation will present simplifying approximations in order to develop basic equations framing the challenges faced by fully integrated RFID/sensor systems in terms of harvesting energy posed by the size and geometry of the antenna and its proximity to the conductive silicon substrate.  These near-field equations will be validated for a practical design example with electromagnetic field simulations and strategies for improving energy harvesting performance will be discussed. Finally, the presentation will examine the challenging issue of matching the antenna to the on-chip electronics and efficiently converting it to a voltage that can power on-chip circuitry.  The presentation will end with a brief discussion of some potential applications of this new technology.

BIOGRAPHY

Richard Carley (S’74-M’84-SM’90-F’97) received an S.B. in 1976, an M.S. in 1978, and a Ph.D. in 1984, all from the Massachusetts Institute of Technology.  He joined the Electrical and Computer Engineering Department at Carnegie Mellon University (CMU) in Pittsburgh Pennsylvania in 1984, and in March 2001, he became the STMicroelectronics Professor of Engineering at CMU.  Dr. Carley’s research interests include analog and RF integrated circuit design in deeply scaled CMOS technologies, and novel micro-electro-mechanical and nano-electro-mechanical device design and fabrication.  For the past several years, Dr. Carley has studied the design of efficient RF energy harvesting devices in sub-millimeter RFID scenarios. Dr. Carley has been granted 24 patents, authored or co-authored over 200 technical papers, and authored or co-authored over 20 books and/or book chapters.  He has won numerous awards including Best Technical Paper Awards at both the 1987 and the 2002 Design Automation Conference (DAC), a “Most Influential Paper” award from DAC, and the “Best Panel Session” award at ISSCC in 1993.  In 1997, Dr. Carley co-founded the analog electronic design automation startup, Neolinear, which was acquired by Cadence in 2004. Dr. Carley has served on various conference program committees (e.g., CICC, ISLPED, and TMRC), was Associate Editor of IEEE Transactions on Circuits and Systems from 1993-1996, and was the General Chairman for RFID-TA 2016 in Shunde, China. Dr. Carley is currently a Distinguished Lecturer for the IEEE Council on RFID.

 

Date:          Wednesday, May 10, 2017, 5:30 PM

Location:

Meeting Room B

Tempe Public Library

3500 S. Rural Road, Tempe, AZ 85282

(S-W corner of Rural & Southern Ave.)

https://www.google.com/maps/dir/”/tempe+library/

 

Agenda:   5:30–6:00 PM: Networking & Refreshments,

                      6:00–7:00 PM: Presentation,

7:00 – 7:30 PM Questions & Answers

(Snacks and Soda will be provided by the IEEE Phoenix Section, CPMT Society Chapter)

IEEE members and non-members are all welcome to attend. The presentation promptly starts at 6:00 PM.

For more information, please contact any of the following CPMT officers:

 

Vasu Atluri                 (480) 227-8411                Rao Bonda            (480) 786-7749               David Dougherty     (480) 413-6923

Vivek Gupta               (480) 734-0266                 Marc Licciardi    (650) 996-0478               Bharat Penmecha   (480) 552-2511

Mahesh Shah            (480) 544-9438

PLEASE NOTE CHANGE OF LOCATION TO TEMPE PUBLIC LIBRARY

11th Annual IEEE International Coference on RFID, May 9 – 11, 2017

Sunday, April 30th, 2017

11th Annual IEEE International Coference on RFID, May 9 – 11, 2017

Phoenix Convention Center, Phoenix AZ,

The IEEE Technical Council for RFID (CRFID) invites the IEEE Phoenix Section to converge at the 2017 IEEE International Conference (IEEE RFID 2017) -11, 2017 at the Phoenix Convention Center. The 11th annual

multi-disciplinary RFID conference is held in conjunction with RFID Journal LIVE! and provides academic and industry

perspectives from around the world and facilitates face-to-face interaction with the top researchers and scientists

working on RFID.

Program Topic/Specialty Areas

Antennas & Propagation – Antenna Theory & Designs, Channel Measurements and Modeling, including MIMO, UWB and Hybrid RFID

Applications & Software – RFID Software, middleware, network applications, various applications of RFID in Smart Cities,, Scientific Studies on operational experience of RFID applications, unconventional RF “identification”

Circuits, Devices & Readers – Circuit designs, radar architecture, non-silicon and chipless RFID, multi-reader co-ordination and interference reduction

Energey Harvesting & Wireless Power – Ambient RF Harvesting, Efficiency improvements, power-optimized waveforms, kinetic, thermal, optical and other power-harvesting methods

Internet of Thingss (IoT) & Next-Gen Physical Layer – RFID-enabled devices, IoT/RFID system architectures, MIMO, hybrid and UWB RFID systems novel networking and communication concepts

Localization – Performance bounds, novel system approaches, technoloogies and algoriths in RFID tag and radar localization, RF tomography and environmental sensing

Protocols & Security – Coding anti-collision, cryptography and privacy-enhancing techniques, medimum/multiple access schenes

Sensors – Integration of sensors with RFID tags, including active, passive or chipless mechanisms; RFID sensor molding and analysis, new sensors for RFID

Smart Cities – RFID system designs for smart citiesincluding data minimg, smart grids management, traffic flow control, mass transit monitoring nfrastructure support, revenue collections, parks management. The use of RFID is smart cities.

What to Expect from IEEE RFID 2017

Gain Experience from leading experts during interactive and hands-on Workshops and Tutorials

Receive Insight on the highest quality, original, high-impact research results in RFID-related topics

Acquire Knowledge on the latest and newest RFID-related work presented during the Poster Session

Engage in Discussion with the IEEE CRFID Smart Cities Mega-Challenge finalists’ as they present their RFID Smart

Cities Proposals

IEEE RFID YP Special Event Invitation Network with Your Peers at the IEEE RFID Young Professionsla Meet-Up and the Annual Networking Dinner. Kick

back and relax with other conference attendees, industry and academicians.

2017 IEEE RFID Keynote Speakers

Don’t miss these respected thought leaders expanding on key research and innovation about today’s most relevant RFID

and RFID related systems topics in this constantly evolving technology that is being widely implemented to solve local

and global problems in multiple disciplines and specialty areas.

Secure RFID for Trusting Devices and Data – Dr. Rene Martinez, Honeywell

Near Zero Power Radio Frequency Receivers – Dr. (Troy) Roy H Olssen III, DARPA

Special Access to RFID Journal LIVE!

The IEEE RFID 2017 conference is co-located with the RFID Journal LIVE! this year and your IEEE registration provides

special access to many LIVE! networking events and sessions including the opening reception, awards, and exhibition.

Register to attend IEEE RFID 2017 and RFID Journal LIVE! 2017.ieee-rfid.org

Phoenix Section Looking for Volunteers

Sunday, April 9th, 2017

IEEE Phoenix Section is looking for Volunteers to fill following positions

  • Publicity Chair – Responsible to publish the monthly news letter Valley Megaphone and post it on Section Website and send link to all active members in Phoenix Section
  • We are also looking for volunteers to the position of Secretary as well as help with maintaining the website

If you are interested, please contact the Section Chair Surinder Tuli at surinder.tuli@gmail.com

2017 Annual Banquet Pictures

Sunday, February 26th, 2017

IEEE – CPMT Society, Phoenix Chapter, March 1, 2017

Thursday, February 23rd, 2017

IEEE_PHXSect_CPMTSociety_030117

Wednesday, March 1, 2017: 5:30 PM

PLEASE NOTE CHANGE OF LOCATION TO TEMPE PUBLIC LIBRARY

Design Challenges of Portable RF Cooking & Other Consumer Microwave Application

Mr. David Lester, Technical Marketing

NXP Semiconductor

Chandler, AZ, USA 

+1-480-814-4461, david.lester@nxp.com

ABSTRACT

Recent advances in solid state power generation technology have enabled the design of a portable “microwave” oven.  This presentation will show how design challenges  were addressed to  realize the design of a cost effective 1/4 kw battery powered consumer appliance. Presentation will cover basics of solid state power generation technology and its application to consumer microwave heating market. Areas to be covered include RF generation, amplification, thermal management, power supply and power management.

BIOGRAPHY

David Lester has been defining and designing Radio Frequency consumer products for over 30 years. He has had a variety of RF product design and support positions with Motorola-Freescale-NXP RF groups since joining Motorola Semiconductor in 1998. He is currently in a technical marketing position defining devices and subsystems for industrial and consumer cooking applications. NXP’s RF cooking group is developing new and innovative solutions using RF power devices for cooking and related areas. Currently the group is designing and implementing high power, cost effective solutions for RF cooking and defrosting. David has 10 patents and is a member of the IEEE.

Date:          Wednesday, March 1, 2017, 5:30 PM

Location:

Meeting Room B

Tempe Public Library

3500 S. Rural Road, Tempe, AZ 85282

(S-W corner of Rural & Southern Ave.)

https://www.google.com/maps/dir/”/tempe+library/

 

Agenda:   5:30–6:00 PM: Networking & Refreshments,

                      6:00–7:00 PM: Presentation,

7:00 – 7:30 PM Questions & Answers

(Snacks and Soda will be provided by the IEEE Phoenix Section, CPMT Society Chapter)

IEEE members and non-members are all welcome to attend. The presentation promptly starts at 6:00 PM.

For more information, please contact any of the following CPMT officers:

Vasu Atluri                 (480) 227-8411                Rao Bonda            (480) 786-7749

David Dougherty     (480) 413-6923                 Vivek Gupta               (480) 734-0266

Marc Licciardi    (650) 996-0478               Bharat Penmecha   (480) 552-2511

Mahesh Shah            (480) 544-9438

PLEASE NOTE CHANGE OF LOCATION TO TEMPE PUBLIC LIBRARY

Annual Banquet Registration Deadline Extended to 7th February

Sunday, February 5th, 2017

Annual Banquet – Saturday, February 11th, 2017

Phoenix Airport Marriott, 1101 North 44th Street, Phoenix, Arizona 85008

Keynote Presentation

 Title: The Strategic Landscape for Healthcare: Balancing Technological Innovation and the Cost of Care

 Speaker: Dr. George Poste

Chief Scientist of Complex Adaptive Systems Initiative (CASI)

Regents Professor and Del E. Webb Chair in Health Innovation

Arizona State University

SkySong, 1475 N. Scottsdale Rd, Suite, 361, Scottsdale, Arizona 85257

Tel: 480.727.8661; Email: George.Poste@asu.edu

Abstract

Healthcare is entering an era of conflicting opportunities and constraints. The pace of discovery in biomedical research is accelerating with the promise of unprecedented opportunities to improve health. At the same time, the demographics of an aging society will dramatically increase the prevalence of high cost diseases such as cancer and neurodegeneration and reveal the growing imbalance between infinite demand for care versus finite resources and the economic unsustainability of the current $3 trillion healthcare ecosystem. The best opportunity to balance these conflicting forces lies in the evolution of precision medicine which seeks to understand how genetics, environment, lifestyle and behavior affect individual disease risk. These insights will shift care from the current wasteful, inefficient ‘one-size-fits-all’ approach to disease treatment and prevention to more proactive approaches in which care is increasingly customized to the risk profile of an individual. Making precision medicine a reality will depend on convergence of technologies for profiling disease at the molecular level with the use of sensors, mobile devices and social media to monitor health status in real-time both in and outside of healthcare facilities. Integration of these diverse technologies will redraw the boundaries of traditional medicine and engage new participants from the telecommunications, electronics, logistics and consumer services sectors hitherto uninvolved in healthcare. Above all, these trends will generate data of unprecedented scale and complexity. Precision medicine and data-intensive medicine are inextricably linked. The healthcare ecosystem is ill-prepared for this data deluge. Implementation will impose disruptive changes in clinical practice, the design of new organizational models for health services and an increased emphasis on data analytics, machine learning and computerized decision support tools in clinical decisions. Despite the appeal of these technology-centric trajectories, demonstration of their economic value in reducing the cost of care will be the critical determinant in the speed at which precision medicine becomes routine practice.

Speaker Biography

Dr. George Poste is the Del E. Webb Professor of Health Innovation and Chief Scientist, The Complex Adaptive Systems Initiative (CASI) (http://www.casi.asu.edu) at Arizona State University (ASU). This program integrates research in genomics, synthetic biology and high performance computing to study the altered regulation of molecular networks in human diseases to develop new diagnostic tests for precision (personalized) medicine and the remote monitoring of health status using miniaturized body sensors and mobile devices. He assumed this post in 2009. From 2003 to 2009 he directed and built The Biodesign Institute at ASU.

He has published more than 350 research papers and edited 14 books on pharmaceutical technologies, cancer and infectious diseases. He has received honorary degrees in science, law and medicine for his research contributions.

He serves on the Board of Directors of Monsanto, Exelixis, Caris Life Sciences, and the Scientific Advisory Boards of the A. Alfred Taubman Medical Research Institute at the University of Michigan, Synthetic Genomics, Health Longevity Inc. and Haplogen GmbH. From 1992 to 1999, he was Chief Science and Technology Officer and President, R&D, of SmithKline Beecham (SB) – now GlaxoSmithKline (GSK). During his tenure at SB, he was associated with the successful registration of multiple drug, vaccine and diagnostic products. He received the ‘R&D Scientist of the Year’ Award from R&D Magazine in 2004, the Einstein Global Business Leadership Council Award in 2006, the Scrip Lifetime Achievement Award in 2009 and the Arizona Bioscience Industry Pioneer Award for Lifetime Achievement in 2016.

He is a Fellow of the U.K. Royal Society, the Royal College of Pathologists and the U.K. Academy of Medicine, a former Distinguished Fellow at the Hoover Institution, Stanford University, a member of the Council for Foreign Relations, a Governor of the Bulletin of Atomic Scientists, and a member of the U. S. Institute of Medicine Board on Global Health. He has served as a member of the Defense Science Board of the U.S. Department of Defense and currently serves on advisory committees for several U.S. government agencies in defense, intelligence, national security and healthcare.

Banquet Agenda

Registration / Social Hour:               5:00 PM – 6:00 PM

Sit-Down Dinner:                6:00 PM – 7:00 PM

Section Program:                 7:00 PM – 8:00 PM

Keynote Presentation:                        8:00 PM – 8:30 PM

Awards Presentation:                         8:30 PM – 9:15 PM

Change of Section Officers:               9:15 PM – 9:30 PM

Business Attire is recommended

Banquet Registration Fees

IEEE Members – All Categories:                                                        $60.00

IEEE Undergraduate and Graduate Student Members:                $50.00

IEEE Member and Student Member Guests:                                  $60.00

IEEE Student Branch Table for Ten without Guests:                  $500.00

IEEE Society Chapter / Affinity Group Table for Ten:                $600.00

Corporate Sponsorship including Dinner Table for Ten:           $1500.00

Banquet Registration Direct Link: https://events.vtools.ieee.org/m/edit/42498

Note:
> IEEE Members of all categories including student members should list their membership numbers at the time of registration.

  • The membership should be current and will be checked against IEEE Member Data Base.

> All tables seat ten attendees. Student Member table for ten cost is for seating ten IEEE Student members.

  • Cost for guests seated at the Student Branch table is $60.00.

> Corporate Sponsorship includes recognition in program, table of ten for dinner, and 6’ x 3’ space for a display.

> Meals choice should be made during online registration. Refer to menu on the next page.

  • Dinner is not guaranteed without meal choice.

> Deadline for registration is Sunday, February 5th, 2017. No exceptions will be made.

Banquet Venue – Phoenix Airport Marriott

1101 North 44th Street

Phoenix, Arizona 85008

(602) 273-7373

Northeast of Red Mountain Freeway (Loop 202) and 44th Street

Banquet Menu

 Social Hour

>> Appetizers <<

Spanakopita

Chicken Sate

Assorted Vegetable & Assorted Cheese Displays

>> Cash Bar <<

Guests to Buy Tickets from the Hotel Cashier sitting next to Bar and present to Bartender for the Desired Drink

Drink Prices

Premium Brands @ $8.00 Each

Absolute, Beefeaters, Bacardi Silver, Jack Daniel’s, Dewar’s, Sauza Gold, & Canadian Club

Wine by the Glass @ $8.00 per Glass

Canyon Roads Chardonnay, Cabernet Sauvignon, or Merlot

Domestic Beer Selection @ $5.00 per Bottle

Bud, Bud Light, Miller Lite

Imported Beer Selection @ $6.00 per Bottle

Corona, Heineken, Amstel Light

Assortment of Juice, Soda & Bottled Water @ $3.50 Each

Specialty Beer Selection @ $6.00 per Bottle

Sam Adams, Non-Alcoholic Beer St. Pauli, & O’Douls

Dinner Menu

>> Salad <<

Strawberry Fields Dinner Salad

Chilled Spring Mix, Candied Pecans, Crumbled Maytag Bleu Cheese, with Raspberry Vinaigrette Dressing Sliced Strawberries, Mandarin Oranges

Served with Assorted Rolls & Butter

>> Entrees <<

Chicken Mediterranean

Boneless Breast of Grilled Chicken with sun dried tomato pesto, roasted red & yellow peppers, fresh mozzarella cheese

Served with Roasted Asparagus & Roasted Baby Red Potatoes

OR

Sliced Roast Beef Strip

Served with Red Wine Demi Sauce, Roasted Asparagus & Roasted Baby Red Potatoes

OR

Grilled Filet of Salmon

Served with Dejon Cream Sauce, Roasted Asparagus & Roasted Baby Red Potatoes

OR

Vegetarian / Vegan: Grilled Balsamic Portabello Mushroom Stack

Served Over Garlic Mashed Potatoes, Roasted Asparagus & Roasted Baby Red Potatoes

>> Dessert <<

Cheesecake with Raspberry Sauce or Raspberry Sorbet (Vegan)

Served with Freshly Brewed Regular & Decaffeinated Coffee & Hot Tea

IEEE Phoenix Section Information

Support the IEEE Phoenix Section by Joining as Volunteer in Section Committees, Society Chapters, Affinity Groups, and Student Branches

IEEE Phoenix Section Executive Meeting on First Tuesday of the Month at Hilton Phoenix Airport Except for January, July, and August

IEEE Phoenix Section Executive Committee Meeting is Open to Section Members

Visit the Section website at http://sites.ieee.org/phoenix/  for additional information