


IEEE Student Design Competition 2015

Circuit Requirements/Description

The circuit to be designed will detect the amplitude of an incoming sinusoid and linearly drive the current through an LED in proportion to the amplitude of the incoming sinusoid. In parallel with this capability, the circuit shall detect when the amplitude is above a given threshold, which will be considered a logical "1" and when the amplitude is below a given threshold, which will be considered a logical "0". When the amplitude of the input sinusoid is varied with respect to time to create a "0 1 0" sequence, the circuitry will detect the sequence and provide a logical "1" for this condition.

1. The circuit shall have an input capable of receiving an analog signal comprising a sinusoid with a max amplitude of +/-2volts.
2. The frequency of the sinusoid shall be 2 KHz.
3. The amplitude of the input sinusoid shall vary from +/-1volts to +/- 2 volts.
4. The circuit shall linearly detect the amplitude of the sinusoid as it varies from +/- 1 volts to +/- 2 volts. Using this detected amplitude (voltage), the circuit shall provide a current drive that linearly tracks the detected amplitude according to the following boundary conditions and accuracy:
 - a. Sinusoid peak = +/- 1 volts the current drive shall supply 5 to 7 millamps
 - b. When the sinusoid peak = +/- 2 volts, the current drive shall supply 10 to 13 millamps
5. The current drive shall light an LED. Therefore, the LED intensity should change in "brightness" as the amplitude of the sinusoid is varied.
6. In parallel with the current drive, the circuit shall detect when the amplitude of the sinusoid exceeds +/- 1.5 volts and generate a logical "1" for this condition. When the amplitude is below +/- 1.5 volts, the circuit will generate a logical "0" for this condition.
7. As an additional requirement, a clock circuit shall be built with a frequency of 0.5 to 1 Hz.
8. When the amplitude of the sinusoid is manually varied close to the frequency of the clock, a sequence of "0 1 0" shall be detectable using the criteria of #6 above.



Circuit elements provided:

1. Various resistors
2. Various capacitors
3. TL082 dual op amps
4. 741 op amps
5. LM393 comparators
6. MC74HC175 Quad D type FF
7. SN54HCT32 OR logic gates
8. SN54HC14 Hex Schmitt-Trigger Inverters
9. SN7408 2 input AND logic gates
10. LEDs
11. Breadboard, wires, etc.

EXAMPLE

TL08xx JFET-Input Operational Amplifiers

Check for Samples: TL081, TL081A, TL081B, TL082, TL082A, TL082B, TL084, TL084A, TL084B

FEATURES


- Low Power Consumption: 1.4 mA/ch Typ
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias Current: 30 pA Typ
- Low Input Offset Current: 5 pA Typ
- Output Short-Circuit Protection
- Low Total Harmonic Distortion: 0.003% Typ
- High Input Impedance: JFET Input Stage
- Latch-Up-Free Operation
- High Slew Rate: 13 V/μs Typ
- Common-Mode Input Voltage Range Includes V_{CC+}

DESCRIPTION

The TL08xx JFET-Input operational amplifier family is designed to offer a wider selection than any previously developed operational amplifier family. Each of these JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias and offset currents, and low offset-voltage temperature coefficient. Offset adjustment and external compensation options are available within the TL08x family.


The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The Q-suffix devices are characterized for operation from -40°C to 125°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.

**TL081, TL081A, TL081B
D, P, OR PS PACKAGE
(TOP VIEW)**




NC = No internal connection


**TL082, TL082A, TL082B
D, JG, P, PS, OR PW PACKAGE
(TOP VIEW)**



**TL084, TL084A, TL084B
D, J, N, NS, OR PW PACKAGE
(TOP VIEW)**




**TL082M...Fk PACKAGE
(TOP VIEW)**



NC = No internal connection

**TL084M...Fk PACKAGE
(TOP VIEW)**



NC = No internal connection





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Symbols



Schematic (Each Amplifier)



Component values shown are nominal.

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		TL08_C TL08_AC TL08_BC	TL08_I	TL084Q	TL08_M	UNIT
V_{CC+}	Supply voltage ⁽²⁾	18	18	18	18	
V_{CC-}		-18	-18	-18	-18	V
V_{IO}	Differential input voltage ⁽³⁾	±30	±30	±30	±30	V
V_I	Input voltage ⁽³⁾⁽⁴⁾	±15	±15	±15	±15	V
	Duration of output short circuit ⁽⁵⁾	Unlimited	Unlimited	Unlimited	Unlimited	
	Continuous total power dissipation					
T_A	Operating free-air temperature range					
						See Dissipation Rating Table
		0 to 70	40 to 85	40 to 125	55 to 125	"C
θ_{JA}	D package (8-pin)	97	97		97	
	D package (14-pin)	86	86		86	
	N package (14-pin)	76	76		80	
	NS package (14-pin)	80			76	
	P package	85	85		85	
	PS package	95	95		95	
	PW package (8 pin)	149			149	
	PW package (14 pin)	113	113		113	
T_c	Operating virtual junction temperature					
	Case temperature for 60 seconds	FK package			150	"C
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	J or JG package			260	"C
T_{sdg}	Storage temperature range				300	"C
		-65 to 150	-65 to 150	-65 to 150	-65 to 150	"C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
- (3) Differential voltages are at IN+, with respect to IN-.
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- (5) The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
- (6) Maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (7) The package thermal impedance is calculated in accordance with JEDEC 51-7.

Dissipation Rating Table

PACKAGE	$T_A \leq 25^{\circ}\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^{\circ}\text{C}$ POWER RATING	$T_A = 85^{\circ}\text{C}$ POWER RATING	$T_A = 125^{\circ}\text{C}$ POWER RATING
D (14 pin)	680 mW	7.6 mW/"C	60°C	604 mW	490 mW	186 mW
FK	680 mW	11.0 mW/"C	88°C	680 mW	680 mW	273 mW
J	680 mW	11.0 mW/"C	88°C	680 mW	680 mW	273 mW
JG	680 mW	8.4 mW/"C	69°C	672 mW	546 mW	210 mW

Electrical Characteristics

 $V_{CC} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A^{(1)}$	TL081C TL082C TL084C			TL081AC TL082AC TL084AC			TL081BC TL082BC TL084BC			TL081I TL082I TL084I			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO}	$V_O = 0$, $R_S = 50 \Omega$	25°C	3	15		3	6		2	3		3	6		mV	
		Full range			20			7.5			5			9		
α_{VIO}	$V_O = 0$, $R_S = 50 \Omega$	Full range			18			18			18				µV/°C	
I_{IO}	Input offset current ⁽²⁾	$V_O = 0$	25°C	5	200		5	100		5	100		5	100	pA	
		Full range			2			2			2			10	nA	
I_B	Input bias current ⁽²⁾	$V_O = 0$	25°C	30	400		30	200		30	200		30	200	pA	
		Full range			10			7			7			20	nA	
V_{ICR}	Common-mode input voltage range		25°C	-11	-12 to 15		-11	-12 to 15		-11	-12 to 15		-11	-12 to 15	V	
V_{OM}	Maximum peak output voltage swing	$R_L = 10 \text{ k}\Omega$	25°C	-112	± 13.5		-112	± 13.5		-112	± 13.5		-112	± 13.5		
		$R_L \ge 10 \text{ k}\Omega$		-112			-112			-112			-112			
		$R_L \ge 2 \text{ k}\Omega$		-110	± 12		-110	± 12		-110	± 12		-110	± 12		
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10 \text{ V}$, $R_L \ge 2 \text{ k}\Omega$	25°C	25	200		50	200		50	200		50	200		
		Full range			15			15			25			25		V/mV
B_1	Unity-gain bandwidth		25°C		3			3			3			3	MHz	
R_I	Input resistance		25°C		10^{12}			10^{12}			10^{12}			10^{12}	Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR\min}$, $V_O = 0$, $R_S = 50 \Omega$	25°C	70	86		75	86		75	86		75	86	dB	
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$V_{DC} = \pm 15 \text{ V}$ to $\pm 9 \text{ V}$, $V_O = 0$, $R_S = 50 \Omega$	25°C	70	86		80	86		80	86		80	86	dB	
I_{OC}	Supply current (each amplifier)	$V_O = 0$, No load	25°C		1.4	2.8		1.4	2.8		1.4	2.8		1.4	2.8	mA
V_{OR}/V_O	Crosstalk attenuation	$A_{VD} = 100$	25°C		120			120			120			120		dB

(1) All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified. Full range for TA is 0°C to 70°C for TL081C, TL081AC, TL081BC and -40°C to 85°C for TL081I.

(2) Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 17. Pulse techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.

LM741 Operational Amplifier

Check for Samples: LM741

FEATURES

- Overload Protection on the Input and Output
- No Latch-Up When the Common Mode Range is Exceeded

DESCRIPTION

The LM741 series are general purpose operational amplifiers which feature improved performance over industry standards like the LM709. They are direct, plug-in replacements for the 709C, LM201, MC1439 and 748 in most applications.

The amplifiers offer many features which make their application nearly foolproof; overload protection on the input and output, no latch-up when the common mode range is exceeded, as well as freedom from oscillations.

The LM741C is identical to the LM741/LM741A except that the LM741C has their performance ensured over a 0°C to +70°C temperature range, instead of -55°C to +125°C.

Connection Diagrams

LM741H is available per JM38510/10101




Figure 1. TO-99 Package
See Package Number LM/C0008C




Figure 2. CDIP or PDIP Package
See Package Number NAB0008A, P0008E




Figure 3. CLGA Package
See Package Number NAD0010A



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1998-2013, Texas Instruments Incorporated

Typical Application




Figure 4. Offset Nulling Circuit



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

	LM741A	LM741	LM741C
Supply Voltage	±22V	±22V	±18V
Power Dissipation ⁽⁴⁾	500 mW	500 mW	500 mW
Differential Input Voltage	±30V	±30V	±30V
Input Voltage ⁽⁵⁾	±15V	±15V	±15V
Output Short Circuit Duration	Continuous	Continuous	Continuous
Operating Temperature Range	-55°C to +125°C	-55°C to +125°C	0°C to +70°C
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Junction Temperature	150°C	150°C	100°C
Soldering Information			
P0008E-Package (10 seconds)	260°C	260°C	260°C
NAB0008A- or LMC0008C-Package (10 seconds)	300°C	300°C	300°C
M-Package			
Vapor Phase (60 seconds)	215°C	215°C	215°C
Infrared (15 seconds)	215°C	215°C	215°C
ESD Tolerance ⁽⁶⁾	400V	400V	400V

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits.
- (2) For military specifications see RETS741X for LM741 and RETS741AX for LM741A.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (4) For operation at elevated temperatures, these devices must be derated based on thermal resistance, and T_j max. (listed under "Absolute Maximum Ratings"). $T_j = T_A + (\theta_{JA} P_D)$.
- (5) For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
- (6) Human body model, 1.5 kΩ in series with 100 pF.

Electrical Characteristics⁽¹⁾

Parameter	Test Conditions	LM741A			LM741			LM741C			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage	$T_A = 25^\circ\text{C}$										
	$R_S \leq 10 \text{ k}\Omega$				1.0	5.0		2.0	6.0		mV
	$R_S \leq 50 \Omega$	0.8	3.0								
	$T_{A\text{MIN}} \leq T_A \leq T_{A\text{MAX}}$				4.0			6.0		7.5	mV
Average Input Offset Voltage Drift	$R_S \leq 50 \Omega$										
	$R_S \leq 10 \text{ k}\Omega$				15						$\mu\text{V}/^\circ\text{C}$

- (1) Unless otherwise specified, these specifications apply for $V_S = \pm 15V$, $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ (LM741/LM741A). For the LM741C/LM741E, these specifications are limited to $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$.

Electrical Characteristics⁽¹⁾ (continued)

Parameter	Test Conditions	LM741A			LM741			LM741C			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage Adjustment Range	$T_A = 25^\circ C, V_S = \pm 20V$	± 10				± 15			± 15		mV
Input Offset Current	$T_A = 25^\circ C$		3.0	30		20	200		20	200	nA
Average Input Offset Current Drift	$T_{A\text{MIN}} \leq T_A \leq T_{A\text{MAX}}$			70		85	500			300	nA/ $^\circ C$
Input Bias Current	$T_A = 25^\circ C$		30	80		80	500		80	500	nA
Input Resistance	$T_{A\text{MIN}} \leq T_A \leq T_{A\text{MAX}}$		0.210			1.5			0.3	2.0	μA
	$T_A = 25^\circ C, V_S = \pm 20V$	1.0	6.0		0.3	2.0		0.3	2.0		MΩ
	$T_{A\text{MIN}} \leq T_A \leq T_{A\text{MAX}}, V_S = \pm 20V$	0.5									
Input Voltage Range	$T_A = 25^\circ C$								± 12	± 13	V
Large Signal Voltage Gain	$T_{A\text{MIN}} \leq T_A \leq T_{A\text{MAX}}$				± 12	± 13					V/mV
	$T_A = 25^\circ C, R_L \geq 2 k\Omega$		50			50	200		20	200	
	$V_S = \pm 20V, V_O = \pm 15V$										
	$V_S = \pm 15V, V_O = \pm 10V$										
	$T_{A\text{MIN}} \leq T_A \leq T_{A\text{MAX}}, R_L \geq 2 k\Omega, V_S = \pm 20V, V_O = \pm 15V$	32				25					V/mV
	$V_S = \pm 15V, R_L \geq 2 k\Omega, V_O = \pm 10V$								15		
	$V_S = \pm 5V, V_O = \pm 2V$	10									
Output Voltage Swing	$V_S = \pm 20V$										V
	$R_L \geq 10 k\Omega$		± 16								
	$R_L \geq 2 k\Omega$		± 15								
	$V_S = \pm 15V$										V
	$R_L \geq 10 k\Omega$					± 12	± 14		± 12	± 14	
	$R_L \geq 2 k\Omega$					± 10	± 13		± 10	± 13	
Output Short Circuit Current	$T_A = 25^\circ C$	10	25	35						25	
	$T_{A\text{MIN}} \leq T_A \leq T_{A\text{MAX}}$	10		40							mA
Common-Mode Rejection Ratio	$T_{A\text{MIN}} \leq T_A \leq T_{A\text{MAX}}$										
	$R_S \leq 10 k\Omega, V_{CM} = \pm 12V$					70	90		70	90	
	$R_S \leq 50\Omega, V_{CM} = \pm 12V$	80	95								dB
Supply Voltage Rejection Ratio	$T_{A\text{MIN}} \leq T_A \leq T_{A\text{MAX}}, V_S = \pm 20V \text{ to } V_S = \pm 5V$										
	$R_S \leq 50\Omega$		86	96							dB
	$R_S \leq 10 k\Omega$					77	96		77	96	
Transient Response	$T_A = 25^\circ C, \text{Unity Gain}$										
Rise Time			0.25	0.8							μs
Overshoot			6.0	20		0.3			0.3		%
Bandwidth (2)	$T_A = 25^\circ C$	0.437	1.5			5			5		MHz
Slew Rate	$T_A = 25^\circ C, \text{Unity Gain}$	0.3	0.7			0.5			0.5		V/ μs
Supply Current	$T_A = 25^\circ C$					1.7	2.8		1.7	2.8	mA
Power Consumption	$T_A = 25^\circ C$					50	85		50	85	mW
	$V_S = \pm 20V$		80	150							
	$V_S = \pm 15V$										

(2) Calculated value from: $BW (\text{MHz}) = 0.35/\text{Rise Time} (\mu s)$.

LM2903, LM393/LM393A, LM293A


Dual Differential Comparator

Features


- Single Supply Operation: 2V to 36V
- Dual Supply Operation: $\pm 1V$ to $\pm 18V$
- Allow Comparison of Voltages Near Ground Potential
- Low Current Drain 800 μ A Typ.
- Compatible with all Forms of Logic
- Low Input Bias Current 25nA Typ.
- Low Input Offset Current $\pm 5nA$ Typ.
- Low Offset Voltage 41mV Typ.

Description


The LM2903, LM393/LM393A, LM293A consist of two independent voltage comparators designed to operate from a single power supply over a wide voltage range.



Internal Block Diagram



Schematic Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	± 18 or 36	V
Differential Input Voltage	$V_{I(DIFF)}$	36	V
Input Voltage	V_I	-0.3 to +36	V
Output Short Circuit to GND	-	Continuous	-
Power Dissipation, $T_a = 25^\circ C$ 8-DIP 8-SOIC	PD	1040 480	mW
Operating Temperature LM393/LM393A LM2903 LM293A	$TOPR$	$0 \sim +70$ $-40 \sim +105$ $-25 \sim +85$	°C
Storage Temperature	T_{STG}	$-65 \sim +150$	°C

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance Junction-Ambient Max. 8-DIP 8-SOIC	$R_{\theta ja}$	120 260	°C/W

Kingbright

T-1 (3mm) SOLID STATE LAMP

Part Number: WP710A10LSECK/J3 Hyper Red


Features

- Low power consumption.
- Popular T-1 diameter package.
- General purpose leads.
- Reliable and rugged.
- Long life - solid state reliability.
- Available on tape and reel.
- Low current IF=2mA operating.
- RoHS compliant.

Description

The Hyper Red device is based on light emitting diode chip made from AlGaInP.

Package Dimensions



Notes:

1. All dimensions are in millimeters (inches).
2. Tolerance is ±0.25(0.01") unless otherwise noted.
3. Lead spacing is measured where the leads emerge from the package.
4. The specifications, characteristics and technical data described in the datasheet are subject to change without prior notice.



Kingbright

Selection Guide

Part No.	Dice	Lens Type	I _V (mcd) [2] @ 2mA		Viewing Angle [1]
			Min.	Typ.	
WP710A10LSECK/J3	Hyper Red (AlGaInP)	Water Clear	180	550	201/2
			*120	*320	34°

Notes:

1. 81/2 is the angle from optical centerline where the luminous intensity is 1/2 of the optical peak value.

2. Luminous Intensity/Luminous Flux: +/-15%.

* Luminous Intensity value is traceable to the CIE127-2007 compliant national standards.

Electrical / Optical Characteristics at TA=25°C

Symbol	Parameter	Device	Min.	Typ.	Max.	Units	Test Conditions
λ_{peak}	Peak Wavelength	Hyper Red		640		nm	I _F =2mA
λ_D [1]	Dominant Wavelength	Hyper Red		625		nm	I _F =2mA
$\Delta\lambda 1/2$	Spectral Line Half-width	Hyper Red		20		nm	I _F =2mA
C	Capacitance	Hyper Red		27		pF	V _F =0V; f=1MHz
V _F [2]	Forward Voltage	Hyper Red	1.5	1.8	2.1	V	I _F =2mA
I _R	Reverse Current	Hyper Red			10	uA	V _R = 5V

Notes:

1. Wavelength: +/-1nm.

2. Forward Voltage: +/-0.1V.

3. Wavelength value is traceable to the CIE127-2007 compliant national standards.

4. Excess driving current and/or operating temperature higher than recommended conditions may result in severe light degradation or premature failure.

Absolute Maximum Ratings at TA=25°C

Parameter	Hyper Red	Units
Power dissipation	63	mW
DC Forward Current	30	mA
Peak Forward Current [1]	150	mA
Reverse Voltage	5	V
Operating/Storage Temperature	-40°C To +85°C	
Lead Solder Temperature [2]	260°C For 3 Seconds	
Lead Solder Temperature [3]	260°C For 5 Seconds	

Notes:

1. 1/10 Duty Cycle, 0.1ms Pulse Width.

2. 2mm below package base.


3. 5mm below package base.



M74HC175

QUAD D-TYPE FLIP FLOP WITH CLEAR

- HIGH SPEED :
 $t_{PD} = 16 \text{ ns (TYP.)}$ at $V_{CC} = 6V$
- LOW POWER DISSIPATION:
 $I_{CC} = 4\mu\text{A (MAX.)}$ at $T_A = 25^\circ\text{C}$
- HIGH NOISE IMMUNITY:
 $V_{NIH} = V_{NIL} = 28 \% V_{CC} (\text{MIN.})$
- SYMMETRICAL OUTPUT IMPEDANCE:
 $|I_{OHI}| = |I_{OL}| = 4\text{mA (MIN.)}$
- BALANCED PROPAGATION DELAYS:
 $t_{PLH} \approx t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE:
 $V_{CC} (\text{OPR}) = 2V \text{ to } 6V$
- PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 175



ORDER CODES

PACKAGE	TUBE	T & R
DIP	M74HC175B1R	
SOP	M74HC175M1R	M74HC175RM13TR
TSSOP		M74HC175TTR


DESCRIPTION

The M74HC175 is an high speed CMOS HEX D-TYPE FLIP FLOP WITH CLEAR fabricated with silicon gate C²MOS technology.

These four flip-flops are controlled by a clock input (CLOCK) and a clear input (CLEAR). The information data applied to the D inputs (1D to 4D) are transferred to the outputs (1Q to 4Q and 1Q to


4Q) on the positive-going edge of the clock pulse. The reset function is accomplished when the CLEAR input is low and all Q outputs are low regardless of other input conditions. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS



M74HC175

INPUT AND OUTPUT EQUIVALENT CIRCUIT




PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1	CLEAR	Asynchronous Master Reset (Active Low)
2, 7, 10, 15	1Q to 4Q	Flip-Flop Outputs
3, 6, 11, 14	1Q to 4Q	Complementary Flip-Flop Outputs
4, 5, 12, 13	1D to 4D	Data Inputs
9	CLOCK	Clock Input (LOW to HIGH, edge triggered)
8	GND	Ground (0V)
16	Vcc	Positive Supply Voltage

TRUTH TABLE

INPUTS			OUTPUTS		FUNCTION
CLEAR	D	CLOCK	Q	\bar{Q}	
L	X	X	L	H	
H	L		L	H	
H	H		H	L	
H	X		Qn	$\bar{Q}n$	NO CHANGE

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +7	V
V _I	DC Input Voltage	-0.5 to V _{CC} + 0.5	V
V _O	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	± 20	mA
I _{OK}	DC Output Diode Current	± 20	mA
I _O	DC Output Current	± 25	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current	± 50	mA
P _D	Power Dissipation	500(*)	mW
T _{slg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied
(*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	2 to 6	V
V _I	Input Voltage	0 to V _{CC}	V
V _O	Output Voltage	0 to V _{CC}	V
T _{op}	Operating Temperature	-55 to 125	°C
t _r t _f	Input Rise and Fall Time	V _{CC} = 2.0V V _{CC} = 4.5V V _{CC} = 6.0V	0 to 1000 ns 0 to 500 ns 0 to 400 ns


SN54HCT32, SN74HCT32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS064E – NOVEMBER 1988 – REVISED AUGUST 2003


- Operating Voltage Range of 4.5 V to 5.5 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 20- μ A Max I_{CC}

- Typical $t_{pd} = 13$ ns
- ± 4 -mA Output Drive at 5 V
- Low Input Current of 1 μ A Max
- Inputs Are TTL-Voltage Compatible

SN54HCT32...J OR W PACKAGE
SN74HCT32...D, DB, N, NS, OR PW PACKAGE
(TOP VIEW)



SN54HCT32...FK PACKAGE
(TOP VIEW)



NC – No internal connection

description/ordering information

The 'HCT32 devices contain four independent 2-input OR gates. They perform the Boolean function $Y = \overline{A} \circ \overline{B}$ or $Y = A + B$ in positive logic.

ORDERING INFORMATION

TA	PACKAGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	PDIP - N	Tube of 25	SN74HCT32N
	SOIC - D	Tube of 50	SN74HCT32D
		Reel of 2500	SN74HCT32DR
		Reel of 250	SN74HCT32DT
	SOP - NS	Reel of 2000	SN74HCT32NSR
	SSOP - DB	Reel of 2000	SN74HCT32DBR
	TSSOP - PW	Tube of 90	SN74HCT32PW
		Reel of 2000	SN74HCT32PWR
		Reel of 250	SN74HCT32PWT
-55°C to 125°C	CDIP - J	Tube of 25	SNJ54HCT32J
	CFP - W	Tube of 150	SNJ54HCT32W
	LCCC - FK	Tube of 55	SNJ54HCT32FK

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to Production specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SN54HCT32, SN74HCT32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS064E - NOVEMBER 1988 - REVISED AUGUST 2003

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 2): D package	86°C/W
DB package	96°C/W
N package	80°C/W
NS package	76°C/W
PW package	113°C/W
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		SN54HCT32			SN74HCT32			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 4.5 V to 5.5 V		2	2		2	V
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V		0.8	0.8		0.8	V
V _I	Input voltage	0	V _{CC}	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	0	V _{CC}	V
Δt/Δv	Input transition rise/fall time	500		500	500		500	ns
T _A	Operating free-air temperature	-55	125	-40	85	85	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.


SN_x4HC14 Hex Schmitt-Trigger Inverters

Check for Samples: SN54HC14, SN74HC14

FEATURES

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up to 10 LSTTL Loads
- Low Power Consumption, 20- μ A Max I_{cc}
- Typical t_{pd} = 11 ns
- ± 4 -mA Output Drive at 5 V
- Low Input Current of 1 μ A Max


SN54HC14 . . . J OR W PACKAGE
SN74HC14 . . . D, DB, N, NS, OR PW PACKAGE
(TOP VIEW)



DESCRIPTION

These Schmitt-trigger devices contain six independent inverters. They perform the Boolean function Y = A in positive logic.

SN54HC14 . . . F_L PACKAGE
(TOP VIEW)



NC = No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN54HC14, SN74HC14

SCLS085G - DECEMBER 1982 - REVISED JANUARY 2014



www.ti.com




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Function Table
(Each Inverter)

INPUTS	OUTPUT
A H	Y L
L	H

Logic Diagram (Positive Logic)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾		±20	mA
I _{OK}	Output clamp current ⁽²⁾		±20	mA
I _O	Continuous output current		±25	mA
	Continuous current through V _{CC} or GND		±50	mA
θ _{JA}	D package	86		°C/W
	DB package	96		
	N package	80		
	NS package	76		
	PW package	113		
T _{stg}	Storage temperature range	-60	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

V _{CC}	Supply voltage	SN54HC14			SN74HC14			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _I	Input voltage	2	5	6	2	5	6	V
V _O	Output voltage	0	V _{CC}	..	0	V _{CC}	V _{CC}	V
T _A	Operating free-air temperature	0	V _{CC}	..	0	V _{CC}	V _{CC}	V
		-55	125	-40	85			°C

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	T _A = 25°C			SN54HC14		SN74HC14		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{I+}		2 V	0.7	1.2	1.5	0.7	1.5	0.7	1.5	V
		4.5 V	1.55	2.5	3.15	1.55	3.15	1.55	3.15	
		6 V	2.1	3.3	4.2	2.1	4.2	2.1	4.2	
V _{T-}		2 V	0.3	0.6	1	0.3	1	0.3	1	V
		4.5 V	0.9	1.6	2.45	0.9	2.45	0.9	2.45	
		6 V	1.2	2	3.2	1.2	3.2	1.2	3.2	
V _{T+} - V _{T-}		2 V	0.2	0.6	1.2	0.2	1.2	0.2	1.2	V
		4.5 V	0.4	0.9	2.1	0.4	2.1	0.4	2.1	
		6 V	0.5	1.3	2.5	0.5	2.5	0.5	2.5	
V _{OH}	V _I = V _{IH} or V _{IL}	I _{OH} = -20 μA	2 V	1.9	1.998	1.9	1.9	1.9	1.9	V
			4.5 V	4.4	4.499	4.4	4.4	4.4	4.4	
			6 V	5.9	5.999	5.9	5.9	5.9	5.9	
V _{OL}	V _I = V _{IH} or V _{IL}	I _{OL} = -4 mA	2 V	0.002	0.1	0.1	0.1	0.1	0.1	V
			4.5 V	0.001	0.1	0.1	0.1	0.1	0.1	
			6 V	0.001	0.1	0.1	0.1	0.1	0.1	
I _O	V _I = V _{CC} or 0	I _{OL} = 4 mA	2 V	0.17	0.26	0.4	0.4	0.33	0.33	mA
			4.5 V	0.15	0.26	0.4	0.4	0.33	0.33	
			6 V	0.1	1.00	±1000	±1000	±1000	±1000	
I _{CC}	V _I = V _{CC} or 0, I _O = 0		2 V	2	40	40	40	20	20	μA
C _f			2 V to 6 V	3	10	10	10	10	10	pF

Switching Characteristics

over operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	T _A = 25°C			SN54HC08		SN74HC08		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{pd}	A	Y	2 V	55	125	190			155		ns
			4.5 V	12	25	38			31		
			6 V	11	21	22			26		
t _{tr}		Y	2 V	38	75	110			95		ns
			4.5 V	8	15	22			19		
			6 V	6	13	19			16		

Operating Characteristics

T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per inverter	20	pF

**SN5408, SN54LS08, SN54S08
SN7408, SN74LS08, SN74S08**
QUADRUPLE 2-INPUT POSITIVE-AND GATES

SDLS033 - DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input AND gates.

The SN5408, SN54LS08, and SN54S08 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN7408, SN74LS08 and SN74S08 are characterized for operation from 0° to 70°C .

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L


logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

SN5408, SN54LS08, SN54S08 . . . J OR W PACKAGE
SN7408 . . . J OR N PACKAGE
SN74LS08, SN74S08 . . . D, J OR N PACKAGE
(TOP VIEW)




SN54LS08, SN54S08 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic diagram (positive logic)




$$Y = A \cdot B \text{ or } Y = \overline{A} + \overline{B}$$

**SN5408, SN54LS08, SN54S08
SN7408, SN74LS08, SN74S08
QUADRUPLE 2-INPUT POSITIVE-AND GATES**

SDLS033 - DECEMBER 1983 - REVISED MARCH 1988

schematics (each gate)



Resistor values are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage: '08, 'S08 'LS08	5.5 V
Operating free-air temperature range: SN54' SN74'	-55°C to 125°C
Storage temperature range	0°C to 70°C
		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



SN5408, SN54LS08, SN54S08
 SN7408, SN74LS08, SN74S08
 QUADRUPLE 2-INPUT POSITIVE-AND GATES
 SDSL033 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

	SN5408			SN7408			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.8			0.8	V
I _{OH} High-level output current			-0.8			-0.8	mA
I _{OL} Low-level output current			16			16	mA
T _A Operating free-air temperature	-55	125	0	0	70	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN5408			SN7408			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = MIN, I _I = -12 mA			-1.5			-1.5	V
V _{OH}	V _{CC} = MIN, V _{IH} = 2 V, I _{OH} = -0.8 mA	2.4	3.4		2.4	3.4		V
V _{OL}	V _{CC} = MIN, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V
I _I	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
I _{IH}	V _{CC} = MAX, V _I = 2.4 V			40			40	μA
I _{IL}	V _{CC} = MAX, V _I = 0.4 V			-1.6			-1.6	mA
I _{OS\$}	V _{CC} = MAX	-20	-55	-18	-55			mA
I _{CCH}	V _{CC} = MAX, V _I = 4.5 V		11	21		11	21	mA
I _{CCL}	V _{CC} = MAX, V _I = 0 V		20	33		20	33	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

\$ Not more than one output should be shorted at a time.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 2)

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	(INPUT)	(OUTPUT)					
t _{PLH}	A or B	Y	R _L = 400 Ω, C _L = 15 pF			17.5	27 ns
t _{PHL}						12	19 ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.