

## EE431 First Lab Midterm for 2005

Date: Tuesday, February 8, 2005


Time = 30 minutes

Text Books, Notes and Computer Files Only

1. Write a Verilog description of the circuit described by the block diagram on the page attached. Compile your description for a Flex10k series FPGA. There is no need to select a specific device.

After compiling, open the waveform editor, import the inputs and outputs and then do the following:

- (a) Make the simulation time 1100  $\mu$ s.
- (b) Make the clock, which is "clk", a square clock with period 1  $\mu$ s. The clock should start low and make a transition to high at 0.5  $\mu$ s.
- (c) Make "clear" a pulse that is high for the first  $2.2 \pm 0.1$   $\mu$ s and low for the remainder of the simulation.
- (d) Make "seed", the constant 12'H1E9 for the entire time of the simulation.
- (e) Observe the output that occurs while "count" is 12'H3E4. If your circuit is working properly the output should be 12'HD88. *HD88*
- (f) Change "seed" and report the result as instructed on the answer sheet. The answer sheet will be handed out after you are in the lab.



12'H 333

## ANSWER SHEET

(20)

Make the seed 12'H 333 for the entire time of the simulation. Observe "random\_output" when "count" is 12'H3E4 and record the value below:

random\_output = 12'H ?

handed in on time     

handed in late

*overlatt*

0

# ANSWER SHEET

NAME: \_\_\_\_\_

STU.NO.: \_\_\_\_\_

(20)

Make the seed 12'H 111 for the entire time of the simulation. Observe "random\_output" when "count" is 12'H3E4 and record the value below:

random\_output = 12'H 44A

20