

QUESTION #1

MARKS: 10 (2 + 2 + 2 + 2 + 2)

Indicate (in the space provided) whether the following are TRUE or FALSE. Include a SHORT sentence in support of your answer. Do any FIVE (5).

Please note that each INCORRECT answer will be penalized 1 mark.

F 1) Device Well, diffusion, and thinox all refer to the same thing.

False F 2)  The 3 in CMOS3DLM refers to the minimum layout feature size.  
The 3 means the actual minimum feature size is 3µm  
Min layout size is 5µm

False F 3)  Circuits designed by the University of Saskatchewan are fabricated by the Canadian Microelectronics Corporation (CMC) in Kingston, Ontario.  
They are fabricated by Northern Integ (BNR) in Oshawa, Ontario.

True T 4)  Bipolar CMOS (BiCMOS) is the technology of the future.  
This technology is currently being researched  
Near future

False F 5)  Field oxide (FOX) exists everywhere that thin oxide (TOX) doesn't.  
FOX can exist over top of TOX at the end of the process  
WHERE? in structural  
FOX and TOX don't exist in the same way

True T 6)  The Metal2-Via enclosure rule is larger than the Metal1-Contact enclosure rule.  
The Metal2-Via enclosure rule is 3µm  
and the Metal1-Contact enclosure rule is 2µm

Name: \_\_\_\_\_ - 2 - Student Number: \_\_\_\_\_


QUESTION #2

MARKS: 15 (5 + 10)

The circuit shown in the circuit schematic below serves a useful purpose.

a) Determine the logical function of the circuit. A truth table below should be used for this purpose. What standard function, if any, does this circuit perform?

A	B	Z
0	0	1
0	1	1
1	0	1
1	1	0



This performs a standard NAND function

Name: \_\_\_\_\_ - 3 - Student Number: \_\_\_\_\_

"The reason why we have midterms is not because we're not allowed to extract your fingernails with a pincer."



Midterm 1994


The following circuit serves a useful purpose. It was discussed in class.

- a) Determine the dead zone time ( $d_1$  or  $d_2$ , pick either one, your choice). Representative waveforms are shown below.


State any assumption(s) that you make. I might suggest two (2) that will make your task easier:

- 1) Assume linear rise and fall times, even though you may be using exponential waveforms.
- 2) Assume constant pull-up and/or pull-down resistance during transitions.

ASSUMPTIONS:  
mid-sized inverters / NORs  
NO RESISTANCE WIRELESS INO  
PARASITIC CAPACITANCE  
SAME INPUT IS MISSED INVERTER



Steps:  
1)  $d_1$  is delay between  $\phi_1$  going low and  $\phi_2$  going high  
2) Propagation will be from when  $\phi_1$  goes low, through NOR2 and then NOR1.  
3) Delay BETWEEN  $\phi_1$  and  $\phi_2$  is the bigger delay of NOR1 or the INVERTER  
 $T_{INV} = 30C_g \cdot R$   
 $T_{NOR1} = 50C_g \cdot R \leftarrow \text{bigger}$   
 $\therefore T_d = T_{NOR1} = 133 \text{ ps}$




ASSUME  $d_1 = d_2$   
same  $\tau_{rise} = \tau_{fall} = 5T$

(about midterm marks) "I have to use the Wonder-Bra method: push it up as much as you can!"

Explain briefly, but as completely as possible, FIVE (5) of the following. A SHORT paragraph should be sufficient.

- a) Design rule E.1 concerns the overlap of Poly over Device Well (see Appendix C: Available Process Technologies, page C9). It is given as 5 design scale microns (5 $\mu$ m). What is the basis for this rule?

If poly does not completely overlap the diffusion, there may be a short between Drain and Source:



- b) Using CMOS technology complicates the fabrication process (with respect to nMOS). Give TWO (2) advantages of CMOS (with respect to nMOS). Give ONE (1) disadvantage of CMOS (with respect to nMOS).

ADVANTAGES of CMOS:  
1) Rise and fall times are of the same order. (vs rise time is slower than fall for nMOS)  
2) Almost zero static power dissipation.

- DISADVANTAGES:  
1) Requires 2N devices for N inputs (vs N+1 devices for nMOS)  
c) Where is the Canadian Microelectronics Corporation (CMC) located? Who does their fabrication? Where are they located?

CMC located at Queen's University in Kingston, ONTARIO.

Fabrication is by Northern Telecom located in Ottawa, Ontario.

d) Technically speaking, is the circuit shown in Question #1 of this examination paper level-activated or edge-triggered? Is it a latch or a flip-flop? Explain.

- LEVEL ACTIVATED, OUTPUT CHANGES ON BOTH EDGES  
 THEREFORE IT IS NOT EDGE TRIGGERED  
 - NO MEMORY,  $\therefore$  NOT A FLIP FLOP  
 - OUTPUT FOLLOWS INPUT (COMPLEMENT),  $\therefore$  LATCH

e) List THREE (3) ELECTRIC™ keyboard commands that you have used. Give a SHORT description of each one.

- 1) - help <x>: Will show a short description of command x, if one is available
- 2) - tellaid simulation <x>: Selects ELECTRIC to prepare a simulation for x (x is usually esim or spice)
- 3) - onaid simulation: Tells ELECTRIC to begin simulation preparation for the package specified in "tellaid simulation <x>"

f) What is the essential difference between Gate Array design and Field Programmable Gate Array design? Which one is "better" (define "better" in your answer)?

Gate Array: Can only be "mask-programmed": I.E. PROGRAMMED AT THE FABRICATION SITE, BY FABRICATORS.

FPGAs: CAN BE "FIELD PROGRAMMED" BY THE DESIGNERS. (AT THE DESIGN SITE).

FPGAs are "BETTER", if BETTER means quicker turnaround time, cheaper and easier to debug designs.


QUESTION #3

MARKS: 20 (8 + 3 + 4 + 5)

It is desirable for VLSI designers to "reverse engineer" circuits that have been created by other VLSI designers. In this way you can see other ways of doing the "obvious" and thereby learn new techniques that can be used in circumstances that may arise in your personal integrated circuit designs, such as on examinations.

- a) Shown on the next page is a standard cell for a useful logic design function. From the Laser\_plot plot of the cell determine the STICKS diagram for the circuit. This may be done by "coloring" the Laser\_plot. Where appropriate, "Coloring" may consist of a single line down the center of each layer polygon that is visible. Make sure that you use EE 451.3 standard colors.
- b) How many split-contact cuts are there in the Laser\_plot? Normal contact cuts? Vias?
- c) From the STICKS diagram determine the circuit schematic (i.e., the transistor layout and interconnection) for the circuit. Make sure you show the transistor sizes in the circuit schematic (use W:L). Label the inputs and outputs.
- d) From the circuit schematic determine the truth-table for the circuit. Note potential problems with this circuit (if any).

b) There are NO (zero) split contacts  
 There are FOURTEEN contact cuts  
 There are FIVE vias



ASSUME: TENTH TABLE VALUES GIVEN AT STEADY STATE

d)


A	B	C	D	E	(A' LAST A) (E' LAST E)
0	0	0	0	0	
0	0	1	E'	A'	
0	1	0	E'	A'	
0	1	1	0	0	
1	0	0	0	1	
1	0	1	E'	A'	
1	1	0	E'	A'	
1	1	1	1	1	

INPUTS: A  
 "2 $\phi$  CLOCK" INPUTS: B, C  
 OUTPUTS: E, D

Potential Problems:  
 1) If B and C are NOT complementary then the circuit will propagate different values at different speeds (i.e. for B=C=0 or B=C=1) to E.  
 2) if B and C overlap on 0 or 1, signal A will propagate through to D (to transparent)

"This means that everyone who was alive and halfway breathing and not thinking about sex got it right."

Laser\_plot



           = METAL 2

7