

**UNIVERSITY OF SASKATCHEWAN
MIDTERM EXAMINATION**

EE 457.3 Communications Electronics


Professor: Dr. D. M. Klymyshyn
 Time: 1.5 hours
 Notes: Exam is **closed book**. 1 page of formulas is allowed.
 All questions are of equal value.

October 23, 2001

cct1
 $Q = 4.08$


cct2 $Q = 3.21$

1. Design 2-element reactive L-type matching circuits to match a load impedance of $Z_L = 300 + j500 \Omega$ to a source impedance of $Z_S = 100 \Omega$. Estimate the Q of the matching circuits and choose the matching circuit with the **highest Q** .





cct1 @ higher ✓

Two small signal amplifier stages (identical FETs) are shown below (complete biasing circuitry is not shown). Estimate the 3 dB bandwidth of the cascade of the two sections, using configurations A and B as shown below. Which configuration, A or B, has higher frequency operation?




$C_{gs} = 3 \text{ pF}$
 $C_{gd} = 2 \text{ pF}$
 $C_{ds} = 2 \text{ pF}$
 $r_{ds} = 100 \text{ k}\Omega$
 $g_m = 10^{-3} \text{ S}$



$f_0 = 732.1 \text{ kHz}$
 Config A better

3. The waveforms at the drain of **one transistor** of a Class B **push-pull** power stage are shown below (the waveforms at the drain of the other transistor look the same but are 180 degrees out of phase).

- a. What is the load resistance seen by the drain? $10\ \Omega$
- b. What is the **total** output power and power efficiency of the push-pull stage for the waveforms shown? $2.5\text{ W} / 78.5\%$
- c. What is the **maximum** output power and efficiency, assuming $V_{SAT} = 2\text{ V}$? What do you have to change to obtain this? **Sketch the drain waveforms for this case.** (assume that $I_{d,max} = I_{DSS} = 500\text{ mA}$, and that V_{DD} **cannot** be changed)



78.5%
 $P_o = 2.5\text{ W}$
 $R_L = 10\ \Omega$

