Next Event

Date: September 21st, 2018
IEEE Circuits and Systems Society-Silicon Valley (CAS-SV) Artificial Intelligent For Industry Forum

Register

    

Want to volunteer?

The IEEE SCV CAS chapter is seeking volunteers to help with the organization of technical meetings. Please contact us.

    

SCV-CAS Mailing List

To subscribe or unsubcribe, please visit the IEEE SCV-CAS list.

Upcoming Events

The following schedule and location hold for most events, unless otherwise noted:

  • 6:30pm: Networking/Light Dinner
  • 7:00pm: Announcement
  • 7:05pm: Presentation
  • 8:15pm: Adjourn

Cost: Free. Food donation accepted: $2 for IEEE member, $5 for non-IEEE member.

Location: Cypress Semiconductor Corporation, Main Auditorium in Building 6, 198 Champion Ct, San Jose, CA 95134

We would appreciate suggestions for speakers to present at our meetings in the future.

Instructions for attending live broadcast events using the Zoom conference systems

IEEE Circuits and Systems Society-Silicon Valley (CAS-SV) Artificial Intelligent For Industry Forum

Date: September 21st, 2018

Topic:

Algorithm-architecture co-design for energy-efficient deep learning, including algorithm optimization (e.g., novel numerical representation, network pruning/compression) and accelerator architectures (e.g., programmable SoC).

Eventbrite Registration Link:

https://www.eventbrite.com/e/ieee-cass-sv-artificial-intelligent-for-industry-forum-tickets-48968308529

Location:

Intel Santa Clara SC12 Auditorium

3600 Juliette Ln, Santa Clara, CA 95054

Time: 1:00 PM – 5:00 PM PDT

Speakers:

(1) Dr. Pradeep Dubey from Parallel Computing Lab, Intel Labs, Intel Corporation (IEEE Fellow and Intel Fellow)

(2) Prof. Vivienne Sze from MIT, Associate Professor of Electrical Engineering and Computer Science, Electrical Engineering and Computer Science, (http://www.rle.mit.edu/people/directory/vivienne-sze/)

(3) Prof. Yung-Hsiang Lu from Purdue University, Professor in the School of Electrical and Computer Engineering (ACM distinguished speaker) (https://engineering.purdue.edu/ECE/People/ptProfile?resource_id=3355&group_id=2571)

(4) Dr. Mark Sandler, Google

Abstract:

In this talk we present lessons and insights that led us to design of MobileNet V1 and V2, discuss common optimization techniques, such as quantization, and common pitfalls when designing efficient architectures as well show our insights can guide automated architecture search.

Host:

IEEE Circuits and Systems Society and Intel Corporation

Co-Host: IEEE Circuits and Systems Society Santa Clara Valley Chapter, IEEE Signal Processing Society Santa Clara Valley Chapter, and IEEE Computer Society Technical Committee on Multimedia Computing



Recent Events


  • August 2018
    M T W T F S S
    « Jul    
     12345
    6789101112
    13141516171819
    20212223242526
    2728293031