Jan 31, 2012

Short Course: Low Power Design Essentials

Speaker: Prof. Jan Rabaey

Register at Evenbrite

Abstract: In this three hour short course, an overview of the basics as well as the more advanced techniques in low-power design will be discussed. In the first half, the fundamentals of low-power design will be analyzed and a number of well-established techniques will be reviewed. The second lecture will look forward in light of technology and application trends, and introduce a number of techniques to reduce energy even more aggressively over the next decade.

Biography – Jan M. Rabaey

Jan Rabaey received his Ph.D degree in applied sciences from the Katholieke Universiteit Leuven, Belgium. After being connected to UC Berkeley as a Visiting Research Engineer, he was a research manager at IMEC, Belgium. In 1987, he joined the faculty of the Electrical Engineering and Computer Science department of the University of California, Berkeley, where he now holds the Donald O. Pederson Distinguished Professorship. He is currently the scientific co-director of the Berkeley Wireless Research Center (BWRC), as well as the director of the FCRP Multiscale Systems Center (MuSyC).

He is the recipient of a wide range of awards, amongst which are IEEE Fellow, the 2008 IEEE CAS Society Mac Van Valkenburg Award, and the 2009 European Design Automation Association (EDAA) Lifetime Achievement award. In 2010, he was awarded the prestigious Semiconductor Industry Association (SIA) University Researcher Award.

 

Check in Time: 5.30 pm
Snacks and Networking: 5.30 pm -5.45 pm. Snacks will be provided.
Lecture: part 1: 5.45 pm – 6.45 pm,  part 2: 7.00 pm  -8.30pm
Venue: Texas Instruments Silicon Valley Auditorium, 2900 Semiconductor Dr., Santa Clara, CA 95051

Welcome

to the Santa Clara Valley chapter of the Solid State Circuits Society

June 28,2012

May 2012
M T W T F S S
     
 123456
78910111213
14151617181920
21222324252627
28293031  

Next Meeting

June 28, IEEE Tutorial on “Recent Advances on Error Correction Coding with non-binary LDPC Codes”

July 19, A Wide Common-Mode Fully-Adaptive Multi-Standard 12.5Gb/s Backplane Transceiver in 28nm CMOS

Search Previous Events

Bad Behavior has blocked 12 access attempts in the last 7 days.